

## Claims

- [c1] An integrated circuit comprising:  
a sense amplifier;  
first and second bitlines coupled to the sense amplifier;  
a plurality of memory cells coupled to the sense amplifier, during a memory access, a selected memory cell produces a differential read signal on the bitlines for sensing by the sense amplifier; and  
a test circuit coupled to the bitlines, the test circuit, when activated, varies the magnitude of the differential read signal.
- [c2] The integrated circuit of claim 1 wherein the memory cells comprise 2T2C memory cells.
- [c3] The integrated circuit of claim 1 wherein the memory cells comprise 2T2C ferroelectric memory cells.
- [c4] The integrated circuit of claim 1 wherein a first read signal is provided on the first bitline and a second read signal is provided on the second bitline during a memory access of one memory cell on the bitline pair, the first and second read signal forms the differential read signal, where one of the first or second read signal is equal to  $V_{LO}$  and the other is  $V_{HI}$ .
- [c5] The integrated circuit of claim 4 wherein the test circuit comprises:  
a first test capacitor having first and second terminals, the first terminal coupled to a first test input terminal and the second terminal coupled to the first bitline; and  
a second test capacitor having first and second terminals, the first terminal coupled to a second test input terminal and the second terminal coupled to the second bitline.
- [c6] The integrated circuit of claim 5 wherein a first active test signal at the first test input terminal increases the magnitude of the first read signal.
- [c7] The integrated circuit of claim 5 wherein a second active test signal at the second test input terminal increases the magnitude of the second read signal.

- [c8] The integrated circuit of claim 5 wherein an active test signal is provided at either the first or second test input terminal to increase the magnitude of the first or second read signal.
- [c9] The integrated circuit of claim 8 wherein the magnitude of the read signal equal at  $V_{LO}$  is increased to reduce the differential read signal.
- [c10] The integrated circuit of claim 9 wherein the magnitude of  $V_{LO}$  is increased to  $V_{LOTest}$ , where  $V_{LOTest}$  is between  $V_{LO}$  and  $V_{HI}$ .
- [c11] The integrated circuit of claim 9 wherein the magnitude of  $V_{LO}$  is increased to  $V_{LOTest}$ , where  $V_{LOTest}$  is equal to about half way between  $V_{LO}$  and  $V_{HI}$ .
- [c12] The integrated circuit of claim 9 wherein the magnitude of  $V_{LO}$  is increased to  $V_{LOTest}$ , where  $V_{LOTest}$  is equal to about one third between  $V_{LO}$  and  $V_{HI}$ .
- [c13] The integrated circuit of claim 9 wherein the increase in magnitude of the read signal depends on the capacitance of the test capacitor and magnitude of the active test signal.
- [c14] The integrated circuit of claim 13 wherein the magnitude of  $V_{LO}$  is increased to  $V_{LOTest}$ , where  $V_{LOTest}$  is between  $V_{LO}$  and  $V_{HI}$ .
- [c15] The integrated circuit of claim 13 wherein the magnitude of  $V_{LO}$  is increased to  $V_{LOTest}$ , where  $V_{LOTest}$  is equal to about half way between  $V_{LO}$  and  $V_{HI}$ .
- [c16] The integrated circuit of claim 13 wherein the magnitude of  $V_{LO}$  is increased to  $V_{LOTest}$ , where  $V_{LOTest}$  is equal to about one third between  $V_{LO}$  and  $V_{HI}$ .
- [c17] The integrated circuit of claim 4 wherein the test circuit comprises:  
a first set of x test capacitors having first terminals coupled to respective first input test signals and the second terminals coupled to the first bitline; and  
a second set of y test capacitors having first terminals coupled to respective second input test signals and second terminals coupled to the second bitline.
- [c18] The integrated circuit of claim 17 wherein the capacitors within the first set have different values and the capacitors within the second set have different values.

- [c19] The integrated circuit of claim 18 wherein first set of test capacitors can vary the first read signal by  $2^x - 1$  levels and the second set of test capacitors can vary the read signal by  $2^y - 1$  levels.
- [c20] The integrated circuit 19 of claim wherein  $x = y$ .